Data transfer controller and electronic device
US6839347B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 26, 1999 |
| Grant date | Jan 4, 2005 |
| Priority date | — |
| Expiry date | Oct 26, 2019 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L69/22
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
The objective is to provide a data transfer control device and electronic equipment that are capable of reducing processing overheads, thus enabling high-speed data transfer within a compact hardware configuration. In a data transfer control device in accordance with IEEE 1394, a packet shaping circuit (160) shapes each packet that is transferred in from another node into a form that can be used by an upper layer, and a packet division circuit (180) writes the header of the thus-shaped packet into a header area in RAM and the data thereof into a data area. A data pointer that has been passed from the packet division circuit is appended to the header of the packet during packet shaping. Tags are used to divide packets. Information indicating broadcast information, error status information, and whether or not the packet was received during a self-ID period is appended to the trailer of the packet during the packet shaping. The information, such as ACK, that was appended to the rearmost end of the packet in a time series during packet shaping is written to the start of the header of the packet in RAM.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.