Liquid crystal display memory controller using folded addressing
US6842162B2 · kind B2 · utility
Assignees
Inventors
Key dates
| Filing date | Aug 20, 2001 |
| Grant date | Jan 11, 2005 |
| Priority date | — |
| Expiry date | Jul 5, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G2360/12
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A new memory controller for use in a display, such as a liquid crystal display of the type comprising a set of first drivers, a set of second drivers, a portion of which can be converted to the first drivers, and a RAM memory structured to accept data at an input and output the data to the sets of first and second drivers when a master clock signal is received at the RAM memory. The memory controller includes a clock signal generator structured to generate the master clock signal; and a control signal generator circuit structured to generate control signals for the RAM memory and the sets of first and second drivers. An important advantage of this memory controller is that it includes a set of auxiliary registers structured to temporarily store a first portion of the data received from the RAM memory after receiving the slave clock cycle, and the set of auxiliary registers structured to output the first portion of data into the portion of the second drivers converted to the set of first drivers after receiving the master clock signal. A method is also disclosed that uses the above structure in order to perform the steps of using a folded memory as a way to increase the utilization …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.