Low latency FIFO circuits for mixed asynchronous and synchronous systems
US6850092B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 8, 2001 |
| Grant date | Feb 1, 2005 |
| Priority date | — |
| Expiry date | Jun 8, 2021 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F5/14
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A FIFO design interfaces a sender subsystem and a receiver subsystem operating on different time domains. The sender subsystem and the receiver subsystem may be synchronous or asynchronous. The FIFO circuit includes a put interface configured to operate in accordance with the sender time domain and get interface configured to operate in accordance with the receiver time domain. The FIFO circuit includes an array of cells having a register and state controller indicative of the state of the cell. Each cell also has a put component part configured to operate according to the sender time domain including a put token passing circuit and put controller circuit. Each cell has get component part configured to operate according to the receiver time domain including a get token passing circuit and a get controller circuit. A mixed-clock relay station design interfaces a sender subsystem and a receiver subsystem working at different time domains, and where the latency between sender and receiver is large.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.