Buried self-resonant bypass capacitors within multilayered low temperature co-fired ceramic (LTCC) substrate
US6873228B1 · kind B1 · utility
3Cited by
26References
18Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Sep 30, 2003 |
| Grant date | Mar 29, 2005 |
| Priority date | — |
| Expiry date | Oct 21, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH05K2201/0187
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A multilayered, low temperature co-fired ceramic (LTCC) substrate within which one or more capacitors are formed (e.g., for power supply decoupling). Self-resonance is introduced by the capacitance of each capacitor interacting with an inductance formed by the interconnects (e.g., conductive vias and other conductive interconnects among the electrode patterns), which couple such capacitor to its respective circuit electrode and interface electrode (e.g., ground reference).
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.