Parallel data bus with bit position encoded on the clock wire
US6889272B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 26, 2001 |
| Grant date | May 3, 2005 |
| Priority date | — |
| Expiry date | Nov 2, 2022 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L7/0066
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A system and method for transmitting parallel data from a source to a destination over a plurality of high speed serial lines operates reliably even in the presence of data skew. The high speed data transmission system includes a protocol generator, a de-skew circuit, and a plurality of high speed serial lines coupled between the protocol generator and the de-skew circuit. Respective serial representations of parallel data words are transmitted to the destination over a plurality of serial data lines, and a clock signal is transmitted to the destination over a clock line in parallel with the serial data lines. The clock signal has at least one data bit of each parallel data word encoded thereon. The de-skew circuit aligns regenerated parallel data words using the respective data bits encoded on the clock signal to eliminate skew among the data bits, and regenerates the parallel data from the aligned parallel data words.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.