Patent · US Expired

Stochastic assembly of sublithographic nanoscale interfaces

US6900479B2 · kind B2 · utility

47Cited by
6References
71Claims
0Family size

Assignees

Inventors

Key dates

Filing dateJul 24, 2003
Grant dateMay 31, 2005
Priority date
Expiry dateJul 24, 2023

Classification

  • Technology area (CPC Y)Emerging Cross-Sectional Technologies
  • CPC primaryY10S977/943
  • WIPO fieldComputer technology
  • WIPO sectorElectrical engineering

Abstract

A method for controlling electric conduction on nanoscale wires is disclosed. The nanoscale wires are provided with controllable regions axially and/or radially distributed. Controlling those regions by means of microscale wires or additional nanoscale wires allows or prevents electric conduction on the controlled nanoscale wires. The controllable regions are of two different types. For example, a first type of controllable region can exhibit a different doping from a second type of controllable region. The method allows one or more of a set of nanoscale wires, packed at sublithographic pitch, to be independently selected.

Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.