Integrated circuit including interrupt controller with shared preamble execution and global-disable control bit
US6917997B2 · kind B2 · utility
15Cited by
3References
20Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Mar 8, 2001 |
| Grant date | Jul 12, 2005 |
| Priority date | — |
| Expiry date | Oct 4, 2022 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/26
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A interrupt controller includes specialized interfaces and controls for ARM7TDMI-type microcontroller cores. Such sends interrupt vectors and IRQ or FIQ interrupt requests to the processor depending on particular interrupts received. Wherein, THUMB program execution is more economical with program code space, and an interrupt service routine preamble is coded in ARM program code to cause a switch to THUMB program execution. The interrupt service routine preamble is shared amongst all the interrupt service routines to further economize on program code space.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.