Interactive repeater insertion simulator (IRIS) system and method
US6928401B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Jun 10, 1999 |
| Grant date | Aug 9, 2005 |
| Priority date | — |
| Expiry date | Jun 10, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2119/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An interactive repeater insertion simulator (IRIS) system and method quickly and easily optimize the design of an integrated circuit (IC) interconnect for an electrical signal through the insertion of repeaters. The IRIS system utilizes the combination of a router, a repeater inserter, and a delay simulator to efficiently simulate repeater insertion. The router defines the route between more than one circuit and derives a first netlist. The first netlist is then sent to the repeater inserter to define the insertion of repeaters. A second netlist is outputted from the repeater inserter having thereupon one or more repeaters, inserted, and the physical locations of these repeaters along the interconnect for optimal performance, and minimum propagation delay. The delay simulator is then run on the second netlist to calculate the new interconnect delays. The interconnect delays may then be plotted or otherwise output for examination.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.