High voltage interface module
US6937026B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Sep 11, 2003 |
| Grant date | Aug 30, 2005 |
| Priority date | — |
| Expiry date | Sep 19, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R15/14
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
The present invention provides a voltage conditioning interface module to condition an electrical signal locally. This module receives the unsafe electrical signal at an input port. This input port is electrically coupled to an external sampling point on an electrical circuit or system under test. A conditioning circuit having both a voltage reducing circuit and a voltage limiting circuit provides a reduced voltage. The voltage limiting circuit is in parallel with the output terminals that output the reduced voltage. This arrangement ensures that when a circuit element within the voltage reducing circuit fails, an unsafe condition does not exist across these terminals.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.