Integrated circuits for testing an active matrix display array
US6940300B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 28, 1999 |
| Grant date | Sep 6, 2005 |
| Priority date | — |
| Expiry date | Jan 28, 2019 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G3/3648
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
A device for use in a display system including an array of pixel cells formed on a substrate. Each pixel cell being coupled to at least one gate line of a plurality of gate lines formed on the substrate and at least one data line of a plurality of data lines being formed on the substrate. The device includes first and second transistors formed on the substrate. Each transistor has a gate electrode and first and second electrodes defining a serpentine channel region there between voltage applied to the gate electrode controls conductivity of the channel region. Preferably, a common electrode includes one of the first and second electrodes of the first transistor and one of the first and second electrodes of the second transistor. The first and second transistors are preferably coupled between a gate line (or data line) and respective probe pads formed on the substrate and selectively couple the respective probe pad to the gate line (or data line) during a test routine whereby charge is written to, stored, and read from the array of pixel cells.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.