Method and system for memory management optimization
US6952821B2 · kind B2 · utility
38Cited by
19References
34Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Aug 19, 2002 |
| Grant date | Oct 4, 2005 |
| Priority date | — |
| Expiry date | Jul 7, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F9/45512
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method of automatically configuring memory in a data processing system, including the steps of: receiving source code containing a loop nest, wherein the loop nest includes data arrays with affine indexes; optimizing source code by relocating elements from a first array in memory to a second array in memory; and executing the optimized source code.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.