Digital banking circuit
US6961396B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 26, 2001 |
| Grant date | Nov 1, 2005 |
| Priority date | — |
| Expiry date | Dec 15, 2022 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03G3/34
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A digital blanking circuit allows a first digital input signal transition to be passed on to a following stage, but prohibits the passing of subsequent transitions for a predetermined blanking interval. One embodiment of the present invention employs rising edge and falling edge latches, the inputs of which receive the digital input signal and the outputs of which are connected to a two-to-one multiplexer. The mux output is connected to a blanking interval circuit, which is triggered to begin timing a blanking interval by a multiplexer output transition. The blanking interval circuit provides outputs which control the latches and selects the latch output to be transferred to the multiplexer output such that the multiplexer output is prevented from transitioning during a blanking interval. An “adaptive” blanking circuit is also described in which the blanking interval is terminated when the transition which triggered the start of the blanking interval propagates through an entire signal path, such that the blanking interval is automatically adjusted to be the same as the signal path delay.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.