System and method for validating processor performance and functionality
US6983234B1 · kind B1 · utility
23Cited by
3References
10Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Mar 20, 2000 |
| Grant date | Jan 3, 2006 |
| Priority date | — |
| Expiry date | Mar 20, 2020 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/331
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and system for accurately validating performance and functionality of a processor in a timely manner is provided. First, a program is executed on a high level simulator of the processor. Next, a plurality of checkpoints are established. Then, state data at each of the checkpoints is saved. Finally, the program is run on a plurality of low level simulators of the processor in parallel, where each of the low level simulators is started at a corresponding checkpoint with corresponding state data associated with the corresponding checkpoint.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.