ATM node having local error correcting procedures
US6996111B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Nov 14, 2001 |
| Grant date | Feb 7, 2006 |
| Priority date | — |
| Expiry date | Jul 13, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L2012/5652
- WIPO fieldTelecommunications
- WIPO sectorElectrical engineering
Abstract
A node for a telecommunications network has a segmentation and reassembly module (SAR module) to perform segmentation and reassembly (SAR) on cells received by the node, the SAR module particularly providing Virtual Channel Identifier (VCI) and Virtual Path Identifier (VPI) translation (referred to as VCI/VPI translation), and has a direct memory access (DMA) mechanism for a storage external to the SAR module, the SAR module performing a first DMA access when the VCI/VPI translation are representative of an error code correcting (ECC) procedure to be carried out in the node, and the SAR module performing a second DMA access when the VCI/VPI translation corresponds to a message that does not require a local ECC procedure. A coder/decoder module performs an ECC procedure on the cells. A controller controls the coder/decoder module to perform an error correcting procedure in response to the detection of the first DMA access. The first DMA access uses a first address and the second DMA uses a second address. A Reed-Solomon coder-decoder or a Hamming coder-decoder may be used to perform the ECC procedure. An address decoder interprets the VCI/VPI identifiers to control whether or not an…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.