Booster circuit, semiconductor device, and display device
US6998900B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | May 25, 2004 |
| Grant date | Feb 14, 2006 |
| Priority date | — |
| Expiry date | Jul 3, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH02M1/009
- WIPO fieldElectrical machinery, apparatus, energy
- WIPO sectorElectrical engineering
Abstract
A booster circuit includes: first to M-th power supply lines (M is an integer greater than three); first to (M−2)th boost capacitors, the j-th boost capacitor (1≦j≦M−2, j is an integer) being connected between the j-th power supply line and the (j+1)th power supply line in a first period, and connected between the (j+1)th power supply line and the (j+2)th power supply line in a second period which is subsequent to the first period; and first to (M−3)th stabilization capacitors, the k-th stabilization capacitor (1≦k≦M−3, k is an integer) being connected between the (k+1)th power supply line and the (k+2)th power supply line, and storing an electric charge discharged from the k-th boost capacitor in the second period.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.