Switched-current analogue-to-digital converter
US7002505B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jul 8, 2003 |
| Grant date | Feb 21, 2006 |
| Priority date | — |
| Expiry date | Jul 8, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/447
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
An current mode analogue-to-digital converter uses a conversion stage which operates using a two-phase clock and which requires the input signal to be present during only one of the phases. A sample-and-hold circuit (120, 130, 135) samples the input signal during the first clock phase and during the second clock phase a quantised bit value is generated from a mirror of the held input current by a kickback-free comparator circuit (140). Also during the second clock phase a residue is generated using the quantised value and a non-mirrored version of the held input current. Optionally, two comparator circuits (140, 140″) may be used to provide two-level quantisation, enabling errors introduced by the current mirror to be corrected by a Redundant Signed Digit algorithm. Two pipelines of conversion stages (Si′, Si″) can be multiplexed to double the conversion rate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.