Systems and methods for synchronizing a signal across multiple clock domains in an integrated circuit
US7007186B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 11, 2002 |
| Grant date | Feb 28, 2006 |
| Priority date | — |
| Expiry date | Jul 18, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F1/12
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
An integrated circuit configured to capture an input signal to produce an output signal. The input signal is synchronized with a first clock signal. The output signal is synchronized with a second clock signal having a second frequency different from a first frequency associated with the first signal. The integrated circuit includes a first clock domain gating circuit having a first output terminal and a first input terminal. The first clock domain gating circuit is configured to be clocked by the first clock. The first input terminal is coupled to receive the input signal, and the first clock domain gating circuit is configured to toggle a state of a signal on the first output terminal from one of a first state and a second state to the other of the first state and the second state every time a pulse is detected in the input signal, thereby producing a latched output at the first output terminal. The integrated circuit also includes a second clock domain gating circuit having a second output terminal and a second input terminal. The second clock domain circuit is clocked by the second clock. The second input terminal is coupled to the first output terminal to receive the latched o…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.