Scheduling of transactions in system-level test program generation
US7007207B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 21, 2002 |
| Grant date | Feb 28, 2006 |
| Priority date | — |
| Expiry date | Apr 15, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2115/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A test-program generator capable of implementing a methodology, based on a formal language, for scheduling system-level transactions in generated test programs. A system to be tested may be composed of multiple processors, busses, bus-bridges, shared memories, etc. The scheduling methodology is based on an exploration of scheduling abilities in a hardware system and features a Hierarchical Scheduling Language for specifying transactions and their ordering. Through a grouping hierarchy, which may also be expressed in the form of an equivalent tree, the Hierarchical Scheduling Language combines the ability to stress related logical areas of the system with the possibility of applying high-level scheduling requests. A method for generating testcases based on request-files written in the Hierarchical Scheduling Language is also presented.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.