Image sensor method and apparatus having addressable pixels and non-destructive readout
US7054041B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Dec 6, 2001 |
| Grant date | May 30, 2006 |
| Priority date | — |
| Expiry date | May 27, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10F39/803
Abstract
An image sensor having an array of pixel elements constructed using a two level polysilicon CMOS process that provides individual addressability and a non-destructive readout of the pixels. The pixel elements each includes a substrate, an insulating layer formed on the substrate, a collection capacitor electrode, a transfer electrode, a readout capacitor electrode, and a readout transistor. The transfer electrode is located between the collection and readout capacitor electrodes and all three electrodes are electrically isolated from the substrate and each other by the insulating layer. The collection capacitor electrode and insulating layer are transparent so that incident light can pass through these elements and be absorbed by the substrate. A bias voltage is applied to the collection electrode to form a depletion region in the substrate where photoelectrically generated charge is collected. The charge is then transferred to a second depletion region underneath the readout capacitor electrode by applying a bias voltage to the transfer electrode. The readout transistor has an insulated gate connected to the readout capacitor electrode, so that it can generate a pixel data output …
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.