Asynchronous memory using source synchronous transfer and system employing the same
US7058776B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Mar 25, 2003 |
| Grant date | Jun 6, 2006 |
| Priority date | — |
| Expiry date | Jan 7, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C7/1087
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A memory for storing data information and/or a controller for controlling read/write operations of the memory based on a source synchronous interface are provided. During the read/write operations, a command and an address are provided to the memory together with the first strobe signal. The memory may latch the command and address in response to the first strobe signal. During a read operation, the memory responds to a received second strobe signal to generate a third strobe signal. The memory outputs data from the memory and the third strobe signal, for example, so that the output data may be latched with the third strobe signal by the memory controller.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.