Method and arrangement for instruction word generation in the controlling of functional units in a processor

US7069418B2 · kind B2 · utility

Assignee

• Systemonic AG · DE

Inventors

• Matthias Weiss · Hilchenbach, DE
• Gerhard Fettweis · Dresden, DE

Key dates

• Filing date: Feb 14, 2002
• Grant date: Jun 27, 2006
• Expiry date: Mar 2, 2023

Classification

• Technology area (CPC G): Physics
• CPC primary: G06F9/3853
• WIPO field: Computer technology
• WIPO sector: Electrical engineering

Abstract

The invention relates to a method and an arrangement for instruction word generation in the controlling of functional units in a processor, the instruction words comprising a plurality of instruction word parts. In this case, in a program sequence, under the control of a program word, an instruction word is taken from a row—determined by a reading row number—of an instruction word memory that can be written to row by row, the said instruction word is altered by means of substitution of an instruction word part by the information part of the respective program word and is written back to a row of the instruction word memory, the said row being determined by a writing row number. Afterwards, an instruction word—which is generated in this way and is to be executed in accordance with the program—for controlling the functional units is output to the processor.According to the invention, a reduction in the processing width and an increase in the operating speed is achieved by the writing and reading row numbers being generated by corresponding registers and/or the largest possible number of instruction words that are to be executed being successively compiled in the instruction word memo…