Boost clock generation circuit and semiconductor device
US7071765B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jun 3, 2004 |
| Grant date | Jul 4, 2006 |
| Priority date | — |
| Expiry date | Sep 1, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH02M3/07
- WIPO fieldElectrical machinery, apparatus, energy
- WIPO sectorElectrical engineering
Abstract
A boost clock generation circuit including: a first switch circuit connected between a first power supply line and a first clock output line to which the first boost clock signal is output; a second switch circuit connected between a second power supply line and the first clock output line; a third switch circuit connected between a third power supply line and a second clock output line to which the second boost clock signal is output; and a fourth switch circuit connected between a fourth power supply line and the second clock output line. One of the first and second switch circuits is exclusively turned ON, and one of the third and fourth switch circuits is exclusively turned ON. The level current drive capability of the first switch circuit differs from the level of current drive capability of the third switch circuit; and the level of current drive capability of the second switch circuit differs from the level of current drive capability of the fourth switch circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.