Seal ring for integrated circuits
US7087496B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Feb 23, 2005 |
| Grant date | Aug 8, 2006 |
| Priority date | — |
| Expiry date | Feb 23, 2025 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/0002
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
The present invention is directed to a seal structure and a method for forming a seal structure for a semiconductor die. An elongate region which is electrically isolated from the remainder of the substrate, such as a well region of a conductivity type opposite that of the substrate, extends around the major portion of the periphery of the substrate. A gap is left between the two ends of the elongate region along the minor portion of the periphery of the substrate not covered by the elongate region. A conductive seal ring is formed around the periphery of the substrate at the elongate region and spans the gap between the ends of the elongate region. The substrate of the semiconductor die is only brought into electrical contact with the seal ring at the gap between the ends of the elongate region.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.