Method, apparatus, and system for improving memory access speed
US7146469B2 · kind B2 · utility
Assignees
Inventor
Key dates
| Filing date | Oct 24, 2002 |
| Grant date | Dec 5, 2006 |
| Priority date | — |
| Expiry date | Aug 1, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/2022
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
According to one embodiment of the invention, an apparatus comprises a high speed memory unit, a memory controller and an external bus interface (EBIF) unit coupled to the memory controller. The EBIF unit, based on a memory request issued by a host device to read a block of data from an external memory device, (i) initiates a burst or page mode read cycle independent of whether the memory request is associated with consecutive memory accesses to the external memory device, (ii) stores the block of data read in the high speed memory unit in response to the burse or page mode read cycle, and (iii) retrieves requested data from the high speed memory unit in response to a subsequent, non-consecutive memory request issued by the host device for data already stored within the high speed memory unit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.