Semiconductor die package with reduced inductance and reduced die attach flow out
US7164192B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Feb 10, 2003 |
| Grant date | Jan 16, 2007 |
| Priority date | — |
| Expiry date | Feb 10, 2023 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/30107
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
In one exemplary embodiment, a structure comprises a substrate having a top surface, and a die attach pad situated on the top surface of the substrate. The die attach pad includes a die attach region and at least one substrate ground pad region electrically connected to the die attach region. The die attach pad further includes a die attach stop between the die attach region and the at least one substrate ground pad region. The die attach stop acts to control and limit die attach adhesive flow out to the at least one substrate ground pad region during packaging so that the at least one substrate ground pad region can be moved closer to die attach region so that shorter bond wires for connecting the at least one substrate ground pad region to a die wire bond pad may be used during packaging.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.