Receiver and method for mitigating temporary logic transitions
US7200821B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jun 7, 2004 |
| Grant date | Apr 3, 2007 |
| Priority date | — |
| Expiry date | Jul 2, 2025 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/00361
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A circuit and method for receiving data signals over a data signal line are disclosed. In one embodiment, a receiver circuit is provided for receiving data signals transmitted over a signal line. The receiver circuit comprises an inverter circuit having an input that forms an input of the receiver circuit and an output coupled to an internal node, an output circuit having an input coupled to the internal node and an output that provides an output of the receiver circuit, and a charge adding circuit that provides at least a portion of a temporary logic transition at the input of the receiver circuit, induced by a logic transition on an adjacent signal line, to the internal node to mitigate erroneous logic transitions associated with the receiver circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.