Embedding memory between tile arrangement of a configurable IC
US7242216B1 · kind B1 · utility
Inventors
Key dates
| Filing date | Mar 15, 2005 |
| Grant date | Jul 10, 2007 |
| Priority date | — |
| Expiry date | Aug 20, 2025 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2224/73265
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
Some embodiments of the invention provide a configurable IC that includes several configurable computational tiles and several memory tiles. These tiles are arranged in a particular tile arrangement. Each computational tile has a set of configurable logic circuits for configurably performing a plurality of computations and a set of configurable routing circuits. The routing circuits of the tiles configurably route signals between configurable logic circuits. The configurable IC also has several memory arrays for storing data on which the logic circuit perform computation. The memory arrays are embedded in the tile arrangement between two sets of memory tiles, where each set of memory tiles includes a set of routing circuits. In this IC, at least a first memory tile has the same set of configurable routing circuits as at least a second computational tile.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.