Hybrid multipliers implemented using DSP circuitry and programmable logic circuitry
US7269617B1 · kind B1 · utility
9Cited by
4References
14Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Nov 12, 2003 |
| Grant date | Sep 11, 2007 |
| Priority date | — |
| Expiry date | Dec 1, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3816
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A user logic design to hardware application is provided that efficiently implements in a PLD a user logic design multiplier using both programmable logic circuitry and one or more multipliers embedded in DSP circuitry integrated in the PLD. A smaller DSP multiplier may be used by implementing the user logic design multiplier in a sum of partial product arrangement in which one of the partial products is generated using the smaller DSP multiplier with the remaining partial products being generated by multipliers implemented using programmable logic circuitry.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.