System and method for write-enable bypass testing in an electronic circuit
US7281178B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 15, 2004 |
| Grant date | Oct 9, 2007 |
| Priority date | — |
| Expiry date | Apr 7, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG11C2029/3202
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A system and method for write-enable bypass testing in an electronic circuit. According to one embodiment, the integrated circuit that includes a memory block having at least one input and at least one output. At least one input is associated with a block of input logic and at least one output is associated with a block of output logic. The integrated circuit also includes a test circuit coupled to the memory block and operable to verify the block of input logic and the block of output logic while at the same time not impacting the timing of the integrated circuit. As such a signal propagating through just the input logic, the memory block and the output logic does so in an amount of time substantially similar the time it takes to propagate through the input logic, the memory block, the output logic, and the test circuit.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.