Load balanced scalable network gateway processor architecture
US7283538B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 12, 2001 |
| Grant date | Oct 16, 2007 |
| Priority date | — |
| Expiry date | Jan 30, 2024 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH04L49/45
- WIPO fieldDigital communication
- WIPO sectorElectrical engineering
Abstract
A network gateway processor architecture including a scalable array of compute processors that function to convert inbound data packets to outbound data packets, an ingress processor coupleable to a first network to receive the inbound data packets and coupled to provide the inbound data packets to the compute processors, and an egress processor coupleable to a second network and coupled to the compute processors to collect and forward the outbound data packets to the second network. The ingress processor distributes inbound data packets to the compute processors based on a least load value selected from current load values determined for the respective compute processors of the scalable array. The current load values represent estimated processing completion times for the respective compute processors of the scalable array of compute processors. Preferably, the current load values are dynamically derived with respect to the size of the inbound data packets and the performance of the respective compute processors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.