Microprocessors with improved efficiency processing a variant signed magnitude format
US7302597B2 · kind B2 · utility
2Cited by
2References
8Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | May 2, 2002 |
| Grant date | Nov 27, 2007 |
| Priority date | — |
| Expiry date | Sep 25, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2207/3832
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A microprocessor is arranged to process instructions at least some of which contain at least one immediate value which forms an operand of the function, wherein said immediate value is represented in a format which achieves a greater power efficiency than two's complement when said instructions are processed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.