Multi-domain liquid crystal display and a thin film transistor substrate of the same
US7333171B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Oct 10, 2002 |
| Grant date | Feb 19, 2008 |
| Priority date | — |
| Expiry date | Apr 5, 2023 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG02F1/1393
- WIPO fieldOptics
- WIPO sectorInstruments
Abstract
A thin film transistor array panel is provided, which includes; an insulating substrate; a plurality of gate lines formed on the insulating substrate; a plurality of data lines formed on the insulating substrate, insulated from the gate lines, and intersecting the gate lines; a plurality of storage electrode lines formed on the insulating substrate, insulated from the data lines, and intersecting the data lines; a plurality of pixel electrodes provided on the respective pixel areas defined by the intersections of the gate lines and the data lines, each pixel electrode having a cutout; a plurality of direction control electrodes provided on the respective pixel areas defined by the intersections of the gate lines and the data lines; a first thin film transistor connected to a relevant one of the gate lines, a relevant one of the data lines and a relevant one of the gate lines, a relevant one of the data lines and a relevant one of the pixel electrodes; a second thin film transistor connected to a previous one of the gate lines, a previous one of the data lines and a relevant one of the direction control electrodes; an a third thin film transistor connected to the previous gate line,…
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.