Low inductance multilayer capacitor
US7403369B2 · kind B2 · utility
Inventor
Key dates
| Filing date | Jul 14, 2006 |
| Grant date | Jul 22, 2008 |
| Priority date | — |
| Expiry date | Nov 27, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01G4/30
- WIPO fieldElectrical machinery, apparatus, energy
- WIPO sectorElectrical engineering
Abstract
A low-inductance multilayer parallel plate capacitor in the form of a rectangular parallelepiped includes at least one pair of consecutive composite layers stacked parallel to each other in the vertical direction, each having a dielectric substrate and a conductor plate. Each conductor plate includes one or more lead portions to enable connection to terminations, and plates on consecutive composite layers are connected to terminations of opposite polarity. Each conductor plate advantageously includes one or more non-conductive regions that provide directionality to the currents flowing through the plates, resulting in a capacitor structure with greatly reduced inductance.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.