Simultaneous AC logic self-test of multiple clock domains
US7409613B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jan 8, 2004 |
| Grant date | Aug 5, 2008 |
| Priority date | — |
| Expiry date | Aug 13, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/31725
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A technique is provided for simultaneous and/or selective self-testing of internal logic and asynchronous boundaries of an IC having a plurality of clock domains. A clock command is generated by an on product clock generator for each clock domain simultaneously; and an asynchronous receive clock driver provides a programmable delay to a capture clock based on predetermined cycle requirements of the asynchronous boundaries. Asynchronous boundary test requirements are defined exclusively from the perspective of the asynchronous boundary receiver latches, thereby reducing dependencies among clock domains. Advantageously, the design of internal logic and asynchronous boundaries of each clock domain, ultimately residing within an IC, can proceed without a priori knowledge of how the clock domain will eventually be used in aggregation with other clock domains.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.