Efficient complex multiplication and fast fourier transform (FFT) implementation on the ManArray architecture
US7424594B2 · kind B2 · utility
33Cited by
5References
20Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jun 3, 2004 |
| Grant date | Sep 9, 2008 |
| Priority date | — |
| Expiry date | Dec 8, 2025 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F17/142
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Efficient computation of complex multiplication results and very efficient fast Fourier transforms (FFTs) are provided. A parallel array VLIW digital signal processor is employed along with specialized complex multiplication instructions and communication operations between the processing elements which are overlapped with computation to provide very high performance operation. Successive iterations of a loop of tightly packed VLIWs are used allowing the complex multiplication pipeline hardware to be efficiently used. In addition, efficient techniques for supporting combined multiply accumulate operations are described.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.