Reduced pattern memory in digital test equipment
US7434124B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Mar 28, 2006 |
| Grant date | Oct 7, 2008 |
| Priority date | — |
| Expiry date | Apr 14, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG01R31/31919
- WIPO fieldMeasurement
- WIPO sectorInstruments
Abstract
A test system and method of configuring therefor. A test system includes a plurality of interface circuits for communicating with a device under test (DUT). The test system further includes a first memory for storing test vectors, a second memory for storing selection codes, and a third memory for storing configuration sets. Each selection code indicates an association between a test vector and a configuration set. Each configuration set may be associated with one or more of the test vectors. The configuration sets include information for configuring the interface circuits during communications between the test system and the DUT for each test vector. Each configuration set in the third memory is unique with respect to the other configuration sets, and the number of configuration sets may be less than the number of test vectors.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.