Prediction device and method applied in a Viterbi decoder
US7434149B2 · kind B2 · utility
3Cited by
9References
13Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 29, 2005 |
| Grant date | Oct 7, 2008 |
| Priority date | — |
| Expiry date | Aug 13, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M13/4192
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A prediction device and method for use in a Viterbi decoder is provided. The prediction device is applicable to a communication system with low bit error rate for reducing the count of accessing path memories, thereby lowering the power consumption of the system. The prediction device needs not activate the traceback modules when making a successful prediction. In other words, no access to the path memories is required. The predicted bits decoded and outputted by the decoded bit registers are the decoded bits from the Viterbi decoder. Therefore, the prediction device saves much traceback and power consumption for decoding.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.