Memory mirroring apparatus and method
US7444540B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jun 21, 2005 |
| Grant date | Oct 28, 2008 |
| Priority date | — |
| Expiry date | Nov 10, 2026 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F11/2056
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Various systems and methods are provided for memory mirroring. In one embodiment, a mirror memory is provided having a memory fully buffered controller, the memory fully buffered controller being configured to facilitate access to a plurality of memories in the mirror memory by a central processing unit (CPU). A primary memory link interface configured to couple to a primary memory is provided in the memory fully buffered controller. The memory fully buffered controller further comprises first error logic configured to detect whether a first data error exists in a first data output from the primary memory, and second error logic configured to detect whether a second data error exists in a second data output from the mirror memory. The memory fully buffered controller also comprises selection logic that selects one of the first data output or the second data output to be applied to the CPU.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.