Semiconductor die package with internal bypass capacitors
US7446389B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Jul 8, 2005 |
| Grant date | Nov 4, 2008 |
| Priority date | — |
| Expiry date | Jul 12, 2026 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH01L2924/3011
- WIPO fieldSemiconductors
- WIPO sectorElectrical engineering
Abstract
One embodiment of the present invention provides an apparatus that reduces voltage noise for an integrated circuit (IC) device. This apparatus includes a package which is configured to be sandwiched between the IC device and a circuit board. This package has a bottom surface, which is configured to receive electrical connections for power, ground and other signals from the circuit board, and a top surface, which is configured to provide electrical connections for power, ground and the other signals to the IC device. A plurality of bypass capacitors are integrated into the package and are coupled between the power and ground connections for the IC device, so that the plurality of bypass capacitors reduce voltage noise between the power and ground connections for the IC device.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.