Non-volatile look-up table for an FPGA
US7495473B2 · kind B2 · utility
259Cited by
6References
5Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Sep 20, 2007 |
| Grant date | Feb 24, 2009 |
| Priority date | — |
| Expiry date | Sep 20, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K19/17728
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A non-volatile-memory-transistor based lookup table for an FPGA includes a n:1 multiplexer. A non-volatile memory transistor is coupled to each of the n inputs of the multiplexer. The multiplexer has x address inputs wherein 2x=n as is known in the art. The output of the multiplexer is coupled to Vcc through a pullup transistor. The gate of the pullup transistor is coupled to the output of an address transition detector circuit that has inputs coupled to the address inputs of the multiplexer. A sense amplifier is coupled to the output of the multiplexer.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.