Asynchronous jitter reduction technique
US7496728B2 · kind B2 · utility
Assignee
Inventor
Key dates
| Filing date | Feb 10, 2004 |
| Grant date | Feb 24, 2009 |
| Priority date | — |
| Expiry date | Dec 12, 2024 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F5/10
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
The amount of jitter incurred when reading data written into a FIFO can be reduced by clocking the FIFO with Read Clock pulses at a frequency xfn where x is a whole integer and fn is the frequency at which the memory is clocked to write data. Read Addresses are applied to the FIFO at a frequency on the order of fn to identify successive locations in the memory for reading when the memory is clocked with read clocked pulses to enable reading of samples stored at such successive locations. The duration of at least one successive Read Addresses is altered in response to memory usage status to maintain memory capacity below a prescribed threshold.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.