Circuit-level memory and combinational block modeling
US7516060B2 · kind B2 · utility
2Cited by
15References
16Claims
0Family size
Assignee
Inventor
Key dates
| Filing date | Sep 13, 2005 |
| Grant date | Apr 7, 2009 |
| Priority date | — |
| Expiry date | Mar 24, 2026 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/33
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method and apparatus for creating a memory model for use in modeling a physical memory of an electronic circuit design. Memory write operations to the physical memory and memory read operations are modeled in a lookup table. The number of entries in the lookup table is limited by an upper bound representing a total number of memory operations that can occur over a given number of clock cycles.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.