Coherence of displayed images for split-frame rendering in multi-processor graphics system
US7522167B1 · kind B1 · utility
74Cited by
23References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 16, 2004 |
| Grant date | Apr 21, 2009 |
| Priority date | — |
| Expiry date | Nov 2, 2026 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG09G2360/06
- WIPO fieldAudio-visual technology
- WIPO sectorElectrical engineering
Abstract
Coherence of displayed images is provided for a graphics processing systems having multiple processors operating to render different portions of a current image in parallel. As each processor completes rendering of its portion of the current image, it generates a local ready event, then pauses its rendering operations. A synchronizing agent detects the local ready event and generates a global ready event after all of the graphics processors have generated local ready events. The global ready signal is transmitted to each graphics processor, which responds by resuming its rendering activity.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.