Memory usable in cache mode or scratch pad mode to reduce the frequency of memory accesses
US7546437B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Jul 25, 2005 |
| Grant date | Jun 9, 2009 |
| Priority date | — |
| Expiry date | Jun 12, 2027 |
Classification
- Technology area (CPC Y)Emerging Cross-Sectional Technologies
- CPC primaryY02D10/00
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A processor adapted to couple to external memory. The processor comprises a controller and data storage (e.g., cache memory). The data storage is configurable to operate in either a cache policy mode in which a miss results in an access of the external memory or in a scratch pad policy mode in which a miss does not result in an access of the external memory. The data storage comprises a first portion and a second portion, and only one of the portions is active at a time. The non-active portion is unusable to store or retrieve data (e.g., Java local variables). When the active portion does not have sufficient capacity for additional data to be stored therein, the other portion becomes the active portion.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.