Optimization of ROM structure by splitting
US7577011B2 · kind B2 · utility
0Cited by
5References
7Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Jan 15, 2007 |
| Grant date | Aug 18, 2009 |
| Priority date | — |
| Expiry date | Feb 24, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F30/30
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A method for designing a read-only memory (ROM), and related device, includes partitioning a dataset into two or more sub-datasets that each have the same address space, but are of a smaller bit-width than the original dataset. The sub-datasets are row collapsed, and then respective memory cells for the sub-datasets are provided. The output of the memory cells provides the output of the ROM. Each memory cell includes a decoder that maps addresses to word lines based on mapping information obtained during row collapsing, and a logic array driven by the decoder that encodes the data words of the sub-dataset.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.