Intelligent network interface card (NIC) optimizations
US7581033B2 · kind B2 · utility
22Cited by
10References
8Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Dec 5, 2003 |
| Grant date | Aug 25, 2009 |
| Priority date | — |
| Expiry date | Jan 31, 2028 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F13/385
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
Intelligent NIC optimizations includes system and methods for Token Table Posting, use of a Master Completion Queue, Notification Request Area (NRA) associated with completion queues, preferably in the Network Interface Card (NIC) for providing notification of request completions, and what we call Lazy Memory Deregistration which allows non-critical memory deregistration processing to occur during non-busy times. These intelligent NIC optimizations which can be applied outside the scope of VIA (e.g. iWARP and the like), but also support VIA.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.