High performance, low power, dynamically latched up/down counter
US7587020B2 · kind B2 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 25, 2007 |
| Grant date | Sep 8, 2009 |
| Priority date | — |
| Expiry date | Jun 14, 2027 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03K21/026
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A high performance, low power up/down counter is set forth. The counter presented is controlled by two clock pulses, an up pulse and a down pulse, and updates all bits of the counter in parallel. These bits are then latched using a scannable pulsed limited output switching dynamic logic latch. By using a limited switch dynamic logic latch, the counter is able to utilize the speed of dynamic logic without requiring the traditional dynamic logic power. The area saved and speed gained by using a dynamic latch is significant compared to a typical edge-triggered flip-flop. Additionally, by computing all the next count state bits in parallel, the counter reduces an overall count computation delay by eliminating the counter ripple.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.