Integration of capacitive elements in the form of perovskite ceramic
US7700981B2 · kind B2 · utility
2Cited by
1References
16Claims
0Family size
Assignee
Inventors
Key dates
| Filing date | Apr 20, 2006 |
| Grant date | Apr 20, 2010 |
| Priority date | — |
| Expiry date | May 10, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH10D1/692
Abstract
The use of a conductive bidimensional perovskite as an interface between a silicon, metal, or amorphous oxide substrate and an insulating perovskite deposited by epitaxy, as well as an integrated circuit and its manufacturing process comprising a layer of an insulating perovskite deposited by epitaxy to form the dielectric of capacitive elements having at least an electrode formed of a conductive bidimensional perovskite forming an interface between said dielectric and an underlying silicon, metal, or amorphous oxide substrate.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.