Low power linear interpolation digital-to-analog conversion
US7714759B1 · kind B1 · utility
Assignee
Inventor
Key dates
| Filing date | Oct 20, 2008 |
| Grant date | May 11, 2010 |
| Priority date | — |
| Expiry date | Dec 2, 2028 |
Classification
- Technology area (CPC H)Electricity
- CPC primaryH03M1/808
- WIPO fieldBasic communication processes
- WIPO sectorElectrical engineering
Abstract
A resistor network digital-to-analog converter (DAC) subdivides each sampling clock cycle of the DAC into a number of phases. For at least one bit input of the DAC associated with a desired input resistor weight, the input bit value is sampled at each phase. Each of those sampled values is then applied to a respective resistor branch, the parallel set of resistor branches forming the parallel equivalent of the desired input resistor weight for that bit input. Such application may be, for example, via a slew-rate controlled driver, to smooth transient edges in the generated analog output signal. The resulting analog signal experiences reduced reconstruction errors at a higher frequency while consuming less power than a comparable oversampling DAC. Shifting reconstruction errors to higher frequencies relaxes downstream filtering requirements, which simplifies analog signal filtering and allows, for example, the use of current-mode low pass filters.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.