Megafunction block and interface
US7724598B1 · kind B1 · utility
Assignee
Inventors
Key dates
| Filing date | Apr 19, 2007 |
| Grant date | May 25, 2010 |
| Priority date | — |
| Expiry date | Apr 19, 2027 |
Classification
- Technology area (CPC G)Physics
- CPC primaryG06F2212/1048
- WIPO fieldComputer technology
- WIPO sectorElectrical engineering
Abstract
A megafunction block is provided that includes a serial interface enabling a user to specify settings of a configurable block of a programmable logic device. The megafunction block includes a register array having the capability of translating address information into actual addresses for a memory of the configurable block. Thus, as future configurations/standards are developed that a programmable logic device with the megafunction block will interfaces with, the settings for interfacing with the standards may be added to the register array. Consequently, the pin count will not need to increase as the megafunction block is scalable through the register map. Control logic verifies that the translated address is a valid address and the control logic will generate a selection signal based on whether a read or write operation is to be performed.
Source: USPTO / EPO open patent data. Objective bibliographic and citation counts.